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ABSTRACT 
The characteristics and the operation of field-eff ect transistors as 
dc amplifiers are reviewed, followed by a discussion of circuit tech- 
niques for providing low drift performance. Some considerations to 
questions of temporal stability and to methods of measuring field- 
effect transistor characteristics are given, and a short discussion of 
future trends is also included. 
, 
i 1. INTRODUCTION 
The field-effect transistor (FET) was investigated for drift might be achieved, even for low impedance 
application as a dc amplifier. The investigation was applications. 
predicated on the fact that, where signal-source resist- 
ance is high or where amplifier input resistance must 
necessarily be large, the low input current of the FET 
would be an important advantage over the conventional 
bipolar transistor. It also was suspected that a lower 
In this Report, following the short review of FET char- 
acteristics, subjects covered are 'drift mechanisms and 
bias, device selection, circuits, stability, measurements, 
FETs as modulators and choppers, and future predictions. 
II. FET CHARACTERISTICS 
The external characteristics of the FET have been 
described in many publications (Ref. 1-5): the input 
impedance is very large; the drain characteristics have a 
large variational resistance resembling a vacuum tube 
pentode; and the input (gate) current is very low, being 
the leakage current of a reverse-biased p-n junction. 
Figure 1 shows a sketch of a typical, diffused, planar 
FET; a geometry of such form appears to be popular 
with most manufacturers at the present time. A p-channel 
device is shown, but n-channel devices are similar. 
Geometrical factors important in the FET are length L, 
width W, and thickness 2a of the channel. These dimen- 
sions, plus the type of junction (e.g., abrupt, graded, etc.) 
and the amount of doping, determine the three most 
important operating characteristics of the device: 
1. Pinch-off voltage V,. 
2. Drain current I,,, in pinch-off region at zero-gate 
bias (Vg8 = 0; Vdn > V p ) .  
above. 
3. Transconductance g,,,, for same conditions as 2 
1 
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W CHANNEL WIDTH 
L CHANNEL LENGTH 
2a CHANNEL THICKNESS 
DRAIN 
SILICON CHIP 
Fig. 1 .  Typical geometry of FET 
According to Shockley (Ref. 4), the operating character- 
istics are related to the geometry in the following manner: 
From the above, the useful relation 
(4) 
may be derived. 
Several transfer characteristics using various simpli- 
fying approximations have been derived (Ref. 2, 4, 6-8). 
The most useful may be adapted from Richer and 
Middlebrook (Ref. 8), who state that in the drain pinch- 
off region 
1,s = lDSS(1 - vy> v,, 
(5) 
For many present-day devices, n is very close to 2. More- 
over, Middlebrook and Richer (Ref. 6-8, and 10) explain 
on very general grounds that n must be quite close to 2 
for a wide variety of device types. 
The proper signs to use within the parenthesis are a 
matter of some concern; if care is not taken with the 
sign, incorrect results can easily be obtained in any ma- 
nipulations of Eq. (5).' For the form chosen here, V, is 
always regarded as a positive number and the normal 
operating polarity of V,, (that is, the polarity for reverse 
gate bias) is assigned a positive sign. For this choice of 
conventions, drain current decreases with larger gate bias. oa' v -- 
- 2 p K  
Transconductance is given by 
where 
(3) 
u = conductivity of the channel (determined by 
doping) 
p = mobility of majority carriers in the channel 
K = dielectric constant of the material ( K =  1.06X lo-" 
farads/cm for silicon) 
n = a number between 2 and 3 that is determined 
by the type of junction 
Observe that for the chosen convention, transconductance 
is a negative number. 
It will be noted that if n = 2, transconductance is a 
linear function of input voltage, and the FET has the 
potentiality of being a highly linear multiplier (Ref. 11 
and 12). 
'Three different sign conventions have been found in the literature. 
I . 
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111. DRIFT CRITERIA 
A. Drift Mechanisms 
mechanisms which contribute to drift: 
In a stable FET, there are three temperature-sensitive 
1. Legkage current from gate tc! channel. This is 
the leakage current of a reverse biased p-n junction 
and shows an exponential temperature dependence. 
2. “Built-in” voltage (contact potential) between gate 
and channel. This is exactly analogous to the Vbe of 
a transistor and shows the same linear dependence 
upon temperature. 
3. Channel conductance. The semiconductor in 
the channel has conductance that varies with tem- 
perature due to changes in mobility. 
An approximate drift equivalent circuit is shown in 
Fig. 2. Leakage current iL is the familiar diode reverse 
current that approximately doubles for every 10°C in- 
crease in temperature. It is also somewhat dependent 
upon the voltages applied to the device (apparently more 
dependent than simple diode reverse current). The effec- 
tive amplifier drift caused by variation of iL depends upon 
the internal resistance of the signal generator. If the 
internal resistance is sufficiently small, the drift due to 
iL may be negligible. 
The contact potential V, is 0.5 to 0.7 v in silicon at 
room temperature and has a temperature coefficient of 
- 1.8 to -2.5 mv/OC. The exact numbers are determined 
by the channel doping; the magnitude of temperature 
GATE 
DRAIN 
0 
SOURCE 
Fig. 2. Drift equivalent circuit of FET 
coefficient is typically in excess of 2 mv/OC, because 
channel resistivity is typically quite high. The exact value 
of the contact potential is of little concern to the circuit 
designer in that it cannot be measured externally by 
any practical means. 
The contact potential is a measure of the built-in de- 
pletion region in the channel at zero bias. A negative 
temperature coefficient of V, means that the depletion re- 
gion narrows (i.e., conducting portion of channel widens) 
and the channel can carry more current as the tempera- 
ture rises. 
The conductivity of silicon, within the range of normal 
operating temperatures, decreases with increasing tem- 
perature. For a given applied voltage between drain and 
source, decreased conductance due to an increased tem- 
perature results in a smaller channel current. Silicon has 
a temperature coefficient of conductance between - 0.5 
to -O.SW/OC at room temperature. A value of -0.7% 
appears to be typical. 
6. Bias for Zero Drift 
Contact potential and conductivity have opposite ef- 
fects upon channel current. It has been shown (Ref. 13-15) 
that it is possible to bias an FET in such a manner that 
the two effects exactly cancel, leaving a device having 
very low drift over a very wide temperature range. 
In Appendix A, equations presented earlier are used 
to derive several related bias conditions which provide 
zero drift. The results are summarized in this section. 
Under very general conditions, involving no approxi- 
mations or assumptions regarding the form of the transfer 
function (Ref. 14), it can be shown that drain current 
will be independent of temperature provided that the 
FET is biased so that 
where u is channel conductivity. If values of 
(7) 
av, -= -2.2mv/OC 3T 
3 
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and 
1 au -- -  -0.007/°C 
u aT 
are taken as typical, then, for zero drift, 
the assumed properties. Experiments with low pinch-off, 
diffused FETs have verified Eq. (10). 
One more condition may be derived; under the same 
restrictions and numerical values that apply to Eq. (lo), 
it can be shown that the drain current for zero drift is 
If a power-law transfer function (Eq. 5 )  is assumed 
to be correct, it may be shown that another description 
of the zero drift condition is provided by 
These three equations are actually different n-d~ods 
of stating the same condition; if any one is fulfilled, the 
other two must also hold. 
1 au av, 
Almost any FET can be biased to the zero drift con- 
v9, = 1 au (’) dition. (The exception would be for very low V p  units 
-- V p - n -  
u aT aT 
u aT 
-- where forward bias on the gate would be required.) 
Taking n = 2 and the above values for the derivatives 
yields 
Vg, = Vp - 0.63 v (10) 
for zero drift. It may be seen that zero drift at zero bias 
will occur for V, = 0.63 v for the type of FET that has 
The numerical values (Eq. 8, 10, and 11) are a result of 
specific assumptions regarding values of n, (l/a) (&/aT), 
and aV,/aT. These numbers are all a function of the 
FET construction and doping, so the formulae should 
not be applied directly without first verifying the assumed 
values. 
IV. DEVICE SELECTION 
It is assumed in this section that the geometry of 
Fig. 1 is applicable. Some of the conclusions to be drawn 
on the basis of this assumption may have to be altered 
if a different geometry is employed. The device of Fig. 1 
is fabricated by masking and diffusion techniques. The 
three dimensions of interest are width, length, and thick- 
ness of the channel. Of these dimensions, width is or&- 
narily by far the largest ( S S O O  mils) and is very accu- 
rately determined by masking. Length is appreciably 
smaller (0.5-5 mils); it is determined primarily by the 
masking but diffusion will have some effect. Accuracy 
of length cannot be as good as accuracy of width. Thick- 
ness is very small (less than 1 p for low pinch-off units) 
and is much more difficult to control than the masked 
dimensions. (For additional information on typical de- 
vices see Ref. 3, and 16-19). 
It may be seen (Eq. 1-3) that electrical characteristics 
are linearly proportional to length and width but that 
pinch-off voltage varies with the square of thickness and 
drain current varies with the cube. Assuming that all 
devices with the same type number from one manufac- 
turer are made from the same mask, it may be seen that 
variations in thickness should be most responsible for 
the variations of electrical properties between different 
units; this assumption will be used later. 
It was previously shown that almost any FET can be 
biased to the zero-drift condition and that this bias may 
be determined once pinch-off voltage is known. Consider 
criteria now for selection of units, subject to the con- 
straint that the unit will be biased for zero drift. 
4 
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Several quantities of interest are the gate leakage, the 
input capacity, and the gain. Leakage and capacity are 
primarily dependent upon junction area (and surface 
treatment for the leakage) and are relatively fixed for 
any device type. To minimize these factors, a small-area 
device is needed, but once the device type is chosen 
these factors can be further reduced only by a culling 
process among many units of the type. 
Gain is proportional to transconductance which, in 
turn, is proportional to channel width. A large width 
is needed for large transconductance, and this require- 
ment is in conflict with the small area requirements for 
small leakage and capacity. Some compromise is needed; 
this compromise is made in the choice of device type. 
After a type has been chosen, it is desirable to select 
among units to obtain the maximum gain. It is assumed 
that the only difference between units of the same type 
is in the channel thickness and that this difference ac- 
counts for the spread of electrical characteristics. 
With this assumption, and imposing the zero-drift con- 
straints of the preceding section, it is relatively simple 
(Appendix B) to combine Eq. (l), (2), and (6) to obtain 
the result that operating transconductance is proportional 
to (Vp)-s (provided n = 2). A graph of normalized trans- 
conductance vs. pinch-off voltage is plotted in Fig. 3. 
I .o 
0.8 
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COMPARISON BETWEEN EQUAL 
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DIFFERENT P INCH-OFF VOLTAGES; 
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I 2 3 4 
PINCH-OFF VOLTAGE Vp, v 
Fig. 3. Relative operating transconductance 
It is evident that V p  should be small in order to obtain 
the largest gain. Note that this conclusion is arrived at 
despite the fact that the combination of Eq. (1) and (2) 
shows that zero bias transconductance (gmo) increases for 
increasing V,. 
By means of a similar analysis, it is easily shown that 
operating drain current (for the zero-drift condition) is 
also proportional to (V,)-H. Evans (Ref. 13) makes use of 
empirical statistics of one manufacturer’s product and 
concludes that transconductance and current actually 
vary as (Vp)-0.4, which is reasonably close to (V,)-K. 
From experience with tubes and with regular tran- 
sistors, it appears likely that a differential circuit using 
a long-tailed pair would have many desirable features. 
For best results, the two units of the pair should be 
closely matched. Selection of transistors for such a pair 
might proceed somewhat as follows: 
1. Choose device type from data sheet information. 
Such factors as transconductance, leakage, range of 
pinch-off voltages, and capacitance would influence 
the choice. 
2. From a batch of the chosen type, select units having 
sufficiently low pinch-off voltage. 
3. If necessary, make drift tests to verify that the zero- 
drift bias conditions as outlined here are applicable 
to the chosen device type. 
4. Select pairs of units on the basis of matching pinch- 
off voltages as closely as possible. 
5. Check pairs to be certain that drain currents are 
closely matched. The currents will be well matched 
if pinch-off voltages match, provided that the theory 
in this Report is correct. However, if some parasitic 
effect has been ignored (ohmic resistance in the 
source lead is one possibility) the current match 
might be poor. Strictly speaking, currents should 
be compared at the actual intended operating point. 
As a practical matter, it is probably allowable to 
measure the zero bias current, ZDsx .  
6. Check units for acceptable leakage levels at the 
highest operating temperature. 
This process may seem somewhat complicated, but it 
is actually simpler than the process for selecting a pair 
of bipolar transistors, where it is necessary to match cur- 
rent gain at all temperatures and, also, to match base to 
emitter voltages. 
5 
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V. CIRCUITS 
Because of the inherent drift balancing nature of an 
FET, it is feasible to operate the FET in a single-ended 
circuit and still obtain useful low-drift performance. 
However, the adjustment for very low drift may prove 
to be somewhat touchy. Evans (Ref. 13) derives an ex- 
pression for the drift that results from a misadjustment 
of drain current from the optimum value; if the current 
is 1% high or low, the equivalent input drift will be 
11 pv/OC. For a precision amplifier, evidently it is neces- 
sary to maintain very close control over the power sup- 
plies and bias network. 
Moreover, to establish a current with any degree of 
accuracy, it is necessary to use a relatively large resistance 
in the source lead (analogous to the large resistance in 
the cathode lead for tubes or to the emitter lead for 
bipolar transistors). In a dc amplifier, this resistance un- 
avoidably causes degeneration and reduction of gain, 
an occurrence which might cause the drift of the second 
stage to become significant. 
The basic circuit for a balanced amplifier is shown 
in Fig. 4. It is essentially the same as the familiar long- 
tailed pair that has been used with tubes and bipolar 
transistors. Analysis of the circuit follows the same lines 
as that for the earlier devices and the same benefits of 
common mode rejection and drift cancellation are ob- 
tained. Here only the features peculiar to FETs will be 
considered. 
9 -  
+ 
Fig. 4. Balanced amplifier 
In the circuit resistors R1 represent the total load re- 
sistance, including the effects of the following stage. For 
best rejection of common mode effects, these resistors 
should be closely matched. 
It is worth noting that the load resistors might have 
to be quite large in order to obtain useful gain from the 
first stage. In a small geometry device the transconduct- 
ance might typically be as small as 100 pmhos; SO that to 
obtain a gain of 10, resistors R1 must be 100 kn. 
Because of this requirement for a large load resistance, 
it is essential that the following stage have a large input 
resistance; another pair of FETs would appear to be 
ideal in this respect. If bipolar transistors are used, they 
must be biased and bootstrapped for high input resist- 
ance in a manner that would not be optimum for either 
gain or bandwidth. Furthermore, the base current of 
bipolar transistors must be well balanced so as not to 
cause appreciable drift due to the drop in the resistors R1. 
Resistor R3 is the conventional “long tail” of the pair 
and is used to establish the operating currents of the 
FETs. It may be replaced by an active constant-current 
source if desired. This is a variable resistor to permit 
adjustment of the current so that the FETs can be set 
at their zero-drift operating currents. When this is done, 
temperature unbalances and temperature transients do 
not cause drifts and offsets as they do in the case of 
bipolar transistors where drift cancellation occurs solely 
because of matching between the two transistors. Where 
each device is individually set for zero drift, the tem- 
perature equalizing problem is not nearly so critical. (As 
a corollary, if temperatures of the pair are well equalized 
-e.g., by expedients such as placing both devices in the 
same case-the residual temperature differential will have 
a much smaller effect than it will have for two bipolar 
transistors similarly encapsulated.) 
The two FETs cannot be matched exactly in the selec- 
tion process; there is certain to be some small difference 
in their optimum bias points. It is the purpose of R2 to 
compensate for these differences by actually biasing each 
FET to its proper bias for zero drift. Observe that R2 is 
not a zero-offset adjustment; instead, it is a drift com- 
pensation and must be set by a process of varying the 
temperature and determining drift with R2 held at vari- 
ous settings. 
6 
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In the device-selection process, it should be very easy 
to match low pinch-off FETs within 0.25 v, and quite 
reasonable to match them within 0.1 v. For this reason, 
R2 should not be required to have much range of adjust- 
ment and, therefore, need not have a particularly large 
resistance. As a result, degeneration and loss of gain 
should be small and unimportant. 
Other situations arise for which it is desirable to mini- 
mize the currents in each individual input. A cancellation 
scheme in which the leakage of a silicon diode is bal- 
anced against the gate leakage is shown in Fig. 5. In this 
circuit the FET leakage current iL (Fig. 2) is counteracted 
by the leakage current of a reverse biased diode. The 
diode is selected to have the same leakage current as 
the FET at the highest operating temperature. 
As a consequence of this adjustment method, the indi- 
vidual currents, and, therefore, the drain voltages of the 
two units will not be equal and there will be an offset 
at the output. However, this is a fixed offset if R2 and 
R3 have been adjusted properly, and it can be corrected 
by a conventional off set adjustment control. 
Next, consider methods of compensating for gate leak- 
age current. Devices are available with rated leakage of 
less than 50 picoamps at room temperature and less than 
150 nanoamps (na) at 150OC. At 100°C the leakage would 
be 5 na. For a differential pair, it is often possible to 
equalize the resistances seen by each input terminal. 
In that case, the net drift is caused by the difference 
in leakage between the two inputs. 
SIGNAL 
INPUT 
VI. STABILITY 
Up to this point, an assumption has been implied that 
temperature is the only cause of drift in device charac- 
teristics and that an FET is stable over time. Theoreti- 
cally, the device is indeed time-stable since there is no 
fundamental mode of deterioration or consumption of 
substance. In this respect, the FET is the same as regular 
transistors and diodes. 
However, the possibility is very real that the detailed 
manufacturing technology can result in less than ideal 
behavior and in deterioration in an actual device. In 
common with conventional transistors, an FET can suffer 
from worsening leakage due to surface contamination 
and from catastrophic failure due to metallurgical bond- 
ing difficulties (purple plague). These are avoided by 
various techniques known to the manufacturers. 
9 -  
P-+ 
Fig. 5. leakage current cancellation 
Apparently there is another difficulty that is peculiar 
to diffused FETs; that is, the diffusion process sometimes 
does not stop completely in the diffusion oven but con- 
tinues indefinitely at a slow rate. Eventually, the two 
gate layers diffuse together; the channel is permanently 
pinched off, and the device is rendered useless. To guard 
against such failure occurring in an operating circuit, it 
is advisable to burn in devices at some elevated tempera- 
ture. Any change in pinch-off voltage during the course 
of burn-in is cause for alarm. 
Other devices are diffused; the question might be asked 
why do FETs get into difficulty from continuing diffusion 
whereas other devices seem unaffected. In a simple diode, 
for example, continuing diffusion would result in a mi- 
gratioii of the exact location of the junction within the 
7 
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semiconductor and some change in the impurity gradient. 
Very careful measurements might show a change in 
diode characteristics, but it would be expected to be 
very small. 
In an FET on the other hand, migration of junctions 
brings the two junctions closer to each other, thereby 
narrowing the channel thickness. Since FET character- 
istics are critically dependent upon channel thickness, 
the characteristics would change substantially. Any dif- 
ficulty would be particularly severe in a low pinch-off 
voltage unit where the channel thickness is 1 p or less. 
It is not to be inferred from this discussion that diffused 
FETs are necessarily unreliable and unstable-in fact, 
exactly the opposite is true. Most FETs being built today 
are of the diffused type and most are thought to be stable. 
It is possible to build an FET in such manner that it 
exhibits a negative-resistance gate characteristic (Ref. 1 
and 2). A device of this type could have unstable be- 
havior in a high resistance circuit; whereas, it would 
be perfectly acceptable in a low resistance circuit. The 
causes of negative resistance are well known, and the phe- 
nomenon should not appear in an FET except by design. 
VII. FET MODULATORS AND CHOPPERS 
The very nearly square-law FET characteristic per- 
mits the construction of quite good multipliers (Ref. 11 
and 12). Several authors describe high-level, balanced, 
four-quadrant multipliers using a matched pair of FETs. 
For low-level (microvolt) applications, FETs have the 
great advantage of exhibiting precisely zero-offset volt- 
age in the ON (zero bias) condition. Offset current arises 
in the OFF condition; this current is the gate to channel 
reverse leakage and can be very small. 
It must be recognized that an FET is a voltage-variable 
resistance and not a good switch. The FET OFF- 
resistance can be extremely large, but the ON-resistance 
is also large: 200-10,OOO R, typically. Thus, the efficiency 
of an FET chopper will not be as high as the efficiency of 
a bipolar-transistor chopper. However, low efficiency 
is equivalent only to signal attenuation which may be 
compensated by additional ac amplification. A much more 
serious problem is the transfer of the carrier drive voltage 
into the signal circuits by way of gate-to-channel capaci- 
tance. Because the chopper operates at a relatively high 
impedance level, even small capacitances can transfer 
excessive amounts of drive. Such carrier leakage is indis- 
tinguishable from signal offset. 
In order to obtain good results, it is necessary to use 
a low capacitance FET (this choice will not only tend 
to minimize dc leakage current but also will increase 
the FET ON-resistance) and to employ some scheme of 
neutralization. The latter expedient is complicated by the 
fact that the FET capacitance is nonlinear; it varies sub- 
stantially between the OFF and ON conditions (Ref. 9 
and 20). Neutralization by means of a simple, passive 
capacitor can have only limited effectiveness. Despite 
these difficulties, a simple FET chopper has been dem- 
onstrated (Ref. 21) which exhibited a drift in offset of 
only 105 pv between 25 and 100OC. 
Better performance should be possible in a circuit 
originally devised for bipolar-transistor choppers (Ref. 22). 
The circuit is shown in Fig. 6 .  Two FETs are used; each 
feeds one input of an ac differential amplifier, and the 
drifts and leakages of one FET compensate for the like 
deficiencies of the other. If the two FETs are matched 
for pinch-off voltage, capacitance, and leakage current, 
their drift performance should be extremely good. 
R 
- 1 I \  ... I 
SIGNAL IN A I  
IW 
CARRl ER 
GE N E R AT0 R 
DIFFERENTIAL 
AMPLIFIER 
I - 1 R 
Fig. 6. Balanced chopper 
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VIII. MEASUREMENTS OF FET CHARACTERISTICS 
FET currents can be very small; this is particularly 
true of gate currents. In order to obtain correct measure- 
ments, it is necessary to avoid any extraneous leakage 
currents or power line pickup. Otherwise, current meas- 
urements are strzightfcrward. 
Transconductance may be determined by a bridge tech- 
nique (Fig. 7). At null, the resistance between drain and 
gate is the reciprocal of transconductance. It is necessary 
that the reactance of the blocking capacitor at the fre- 
quency of measurement be negligible compared to RF 
and that the reactance of the internal capacitor C,d be 
very large compared to R,. Capacities to ground do not 
affect the measurement. 
It is somewhat more difficult to measure pinch-off volt- 
age V,. For a rough approximation, the knee of the 
zero-bias drain-current vs. drain-voltage curve may be 
taken as V,. This knee can be obtained on a curve tracer, 
but the accuracy of the method is poor. 
Another approach is to determine the bias needed to 
reduce drain current to zero. Unfortunately, current never 
does reduce to zero (because of leakage), so this method 
is usually unsatisfactory. 
A better method is somewhat indirect. Richer and 
Middlebrook (Ref. 8) have pointed out that if the FET 
- vdd 
N U L L  
INDICATOR 
PROVIDED wC, >> I/R, >> uCgd 
F:g. 7. Transconductance measurement 
transfer characteristic follows a power-law (Eq. 5) ,  then 
the plot of the ratio of drain current to transconductance 
IDS/& vs. gate voltage is a straight line with the mag- 
nitude of the slope equal to the reciprocal of the expo- 
nent n and the intercept on the abscissa equal to V,. 
Generating such a plot can be quite tedious, but it should 
yield good results for V,. 
Measurements of IDS/& were performed on a number 
of FETs, and some of the results are shown in Fig. 8. 
Slopes may be seen to be very close to 1/2 which means 
n =: 2. Most data closely fit good straight lines, but some 
curves deviate markedly at very low current levels. Sim- 
ple extrapolation of the linear portion of the curves will 
yield an intercept and a value for V,. 
Where the exponent n = 2, the plot of g, vs. V,, should 
be a straight line, and the intercept should be at V,, = V p .  
These curves have been plotted in Fig. 9 for several of 
the FETs shown in Fig. 8. The data provide quite a good 
fit to straight lines, and close examination shows that the 
intercepts are very nearly the same as in Fig. 8. 
Thus, where n z 2  and gm is a linear function of V,, 
(the usual case for most FETs), it is feasible to deter- 
mine V p  from a plot of g,. This procedure entails much 
less effort than utilizing a plot of lD8/g,,, .  
I .5 
EACH CURVE IS  FOR 
A SEPARATE DEVICE 
I .o 
5 
- 
E 
% e - 
0.5 
0 
0 I 2 
GATE BIAS, Vgs, v 
Fig. 8. Measured FET characteristics 
9 
JPL TECHNICAL REPORT NO.  32-670 
GATE BIAS, v p s ,  v 
Fig. 9. Measured transconductance 
Measurements of I,,, vs. temperature were performed 
for several units; the results are shown in Fig. 10. The 
behavior of unit number 1 is of particular interest; it 
exhibits a very small, almost zero, positive temperature 
coefficient. Pinch-off voltage at room temperature was 
determined to be 0.60 v which is slightly less than the 
0.63 v predicted by Eq. (10) for zero drift. The ratio 
lDss/g,,,,, was determined to be 0.30 v which may be 
IX. PREDICTIONS 
Present day, good quality FETs are quite expensive. 
One safe prediction is that prices will fall as demand 
rises and as more manufacturers enter the field. 
The major attraction of FETs is their high input im- 
pedance, a fact the manufacturers are well aware of. 
It is reasonable to expect continuing improvements in 
leakage current, input resistance, and reduction of 
capacitance. 
The advantages of low pinch-off FETs have been 
widely recognized (Ref. 23). Several devices specifically 
5 0  
40 
30 
0 
1 
G co e 
20 
I I I I I I 
lo 1  
0 
-40 0 40 80 I20 160 
TEMPERATURE, O C  
Fig. 10. Drain current vs. temperature 
compared to the 0.31 v required by Eq. (8) for zero 
drift. These measurements may be regarded as good 
experimental verification of the analytic expressions. 
FOR THE FUTURE 
designed (or selected) for low V, are available now; the 
number of such types will undoubtedly increase. 
This Report has shown the desirability of matched 
FET pairs, preferably in a single case. It is hoped that 
manufacturers will provide such devices. 
All of the material of this Report has been concerned 
with p-n junction FETs. This is the only type of FET 
commercially available today, and the situation is unlikely 
to change significantly for the next several years at least. 
However, work is being performed on insulated-gate 
1 0  
, 
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FETs (Ref. 24-26) where the gate is separated from the 
channel by a very thin insulator (e.g., silicon oxide). 
The only gate leakage is that due to nonideal behavior 
of the insulator so that input resistances of 1015 Q are 
feasible. These devices potentially are easier to fabricate 
than p-n junctions and, therefore, may be expected to 
appear in great quantities when research and develop- 
ment are completed. 
NOMENCLATURE 
one-half channel thickness 
capacitance between gate and drain 
transconductance 
zero bias transconductance 
FET leakage current 
drain current 
drain current at zero bias 
dielectric constant of the material 
channel length 
n 
T 
Vbe 
U 
number between 2 and 3, determined by junction 
temperature 
voltage between base and emitter of bipolar tran- 
sistor 
contact potential between gate and channel 
voltage applied between gate and source 
pinch-off voltage 
channel width 
conductivity of channel 
p mobility of majority carriers in the channel 
Start with Eq. ( 5 )  
and substitute the expression 
u2a3W 
I,,, = -nLpK 
APPENDIX A 
Derivation of Zero-Drift Conditions 
for IDss to obtain 
I, ,  = -(1- u2a3W -) Vgs nLpK 
However, conductivity is the product of mobile charge 
density by charge mobility, i.e., u = pp. Eliminating p 
from Eq. (Al) yields 
nLK 
1 1  
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At normal temperatures the donors or acceptors are all 
fully ionized so p is independent of temperature. Like- 
wise, a, W, n, L, and K are also temperature independent. 
The only temperature sensitive terms are conductivity 
and contact potential. 
Conductivity appears explicitly in Eq. (A2) but an 
artifice must be used to account for the contact poten- 
tial. To this end, redefine V,,  to consist of two parts: 
V,, = V x  + V N  where V, is the actual external voltage 
applied between gate and source terminals, and VN is 
an internal voltage that represents the variable portion 
of the contact potential. A t  temperature T contact po- 
tential is thereby defined as 
where T,, is a reference temperature and V ,  (To) = 0. 
Regard Vx as constant; V,(T,) is also constant. As a 
result, 
av,, av, - av,. -=--- 
aT aT aT 
at T = T,,. That is to say, the change of contact potential 
is treated exactly as if it were an externally applied signal. 
This is a somewhat inelegant expedient, but it provides 
the necessary grasp upon V,.  
With this definition, differentiate drain current with 
respect to temperature; set the derivative equal to zero; 
and solve for the various appropriate quantities. 
- -[(1-%) pIsa”W n --z 1 aIs 
nLK 
n 
If Eq. (5), (6), and (A2) are applied, the result is 
which is readily manipulated to obtain Eq. (7) for one 
statement of the zero-drift condition. 
It should be noted that the assumption of power-law 
behavior (Eq. 5) is not necessary to derive Eq. (7); Hoerni 
and Weir (Ref. 14) obtain the same result making no 
12 
assumption regarding the form of the transfer charac- 
teristic. 
It is clear, returning to Eq. (A5), that the bracketed 
term must be equal to zero if the whole equation is to 
be true. 
Factoring out the common term gives 
When this equation is solved for VBs, the result is 
-- 
Is aT 
which is the same as Eq. (9). 
An expression for the drain-current condition for zero 
drift is obtained by taking the value of V,, determined 
from Eq. (9) and substituting it into Eq. (5). The result, 
for the numerical values assumed, is given in Eq. (11). 
It has been demonstrated that an FET may be biased 
in such manner that drain current is independent of 
temperature. Further, similar analysis shows that the tem- 
perature coefficient of transconductance at the bias for 
zero drift will always be negative and is given by 
This expression very roughly matches published curves 
on some manufacturer’s data sheets. 
Additional analysis has shown that gm will be tempera- 
ture independent if V,, = Vp - 0.315 v. This is equiva- 
lent to stating 
0.315 
IDS = Z m s  (T) 
This expression can be manipulated further to show 
that zero change of gain occurs at a drain bias current 
that is ?4 of the current required for zero drift (Ref. 15). 
There has been no opportunity for experimental veri- 
fication of these transconductance conditions, and there 
should not be too much confidence placed upon them. 
However, it is certain that there is no bias condition that 
can provide zero drift and constant gain simultaneously. 
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APPENDIX B 
Derivation of Operating Transconductance 
From Eq. (6), transconductance is given by 
Assume n = 2 and impose the zero-drift bias condition 
(Eq. 10) 
V,, = Vp - 0.63 v 
Substituting Eq. (10) into Eq. (6) yields 
From Eq. (1) 
and Eq. (2) 
produces 
2aaW 
L gmn = -
nu2 v -- 
- 2pK 
so that 
Assume that p, U, K ,  W, and L are all constant for all 
devices of a single type number. (See “Device Selection” 
section for justification of this assumption.) 
Substituting Eq. (B3) into Eq. (Bl)  results in 
In other words, the transconductance at zero-drift bias 
is inversely proportional to the square root of Vp. For 
largest gain, V p  should be small. 
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